Run-time performance optimization of an FPGA-based deduction engine for SAT solvers

Andreas Dandalis, Viktor K. Prasanna

Journal Title: ACM Transactions on Design of Automated Electronic Systems

Date: 2002

Volume: 7

Issue: 4

p. 547 - 562

We have been looking for this document on the Web. We think we have found the following, freely available version(s) of it:

For further information about this item go to: